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Active Parallel Redundancy for Electronic Integrator-Type Control Circuits 
	
A new circuit extends the concept of redundant	 dancy attempts included either deleting the integral 
	
feedback control from type-0 to type-I control sys- 	 requirement or using a single integrator with parallel 
	
tems. The inactive channels are slaves to the active 	 rate stages. The existence of finite static and infinite 
Circuit Providing Redundancy; Schematic 
channel; if the latter fails, it is rejected and a slave	 ramp errors greatly reduced the applicability of the 
channel is activated,	 first method; and the use of a single integrator, in the 
High reliability and the elimination of single-corn-	 second method, effectively retained a component 
ponent catastrophic failure are important require- 	 whose failure would result in complete loss of closed-
ments in many closed-loop control systems. This	 loop control. 
redundancy problem is especially acute in systems	 In the circuit developed (see fig.), the integrator 
incorporating electronic integrators. Earlier redun-	 outputs are compared by a median-selecting logic 
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gate (diodes Dl through D9). The gate output, em = 
median (ei, e, e3), is fed back and compared with 
each individual channel where an error is developed. 
If the error exceeds the prescribed value 
/(Om - Oi) I > 
determined by error-amplifier gain and thresh-
old diode drops, the inactive channels are made 
slaves to the selected median channel. Inherent drifts 
of the open-loop inactive integrators is eliminated 
and, if the selected channel fails, one of the inactive 
channels is activated. Transfer is automatic, with no 
substantial transient. 
Consider, for example, the case where e 
e3. Diode gate (13 1 , 13 2) compares e and selects 
the maximum; i.e., e 1 . Similarly, diode gate (D 4 , 135) 
compares e3 and e2 and selects e-, and diode gate (D7, 
13 8 ) selects e , given that e >C 3. Diode gate (D3, D,, 
D,) compares the outputs of gates (D 1 , D2), (Di, 
135), and (13 7, D8), and selects the minimum output. 
For this case, e < e, and e2 is selected as the de-
sired output em, the median of e, e2, ea. The out-
put signal em (i.e., e2 in this case) is then fed back 
to differential amplifiers and compared with the indi-
vidual integrator outputs. For integrator A 1 , the dif-
ference between ej and em is generated by A 4. If 
this difference exceeded a pre-established threshold, 
determined by diodes (D 10 , D 11 ) and the differen-
tial amplifier gain, integrator A 1 would be slaved, by 
the amount of the error, to the output em. Similarly, 
integrator A 3 would be slaved by the difference be 
tween em and e. Since, however, no error exists 
between e2 and em for the example given, no slaving 
signal is generated by amplifier A 5, and A 2 operates 
as an integrator. 
The parameters of the electronic components are not 
important in this application, because arbitrary values 
may be selected and the system will correct any 
mismatch. 
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